Lucene search
K

Arm: Completion of memory accesses not guaranteed by completion of a TLBI

🗓️ 09 Jun 2026 12:00:00Reported by Xen ProjectType 
xen
 xen
🔗 xenbits.xen.org👁 14 Views

TLBI may complete before affected stores are observed, enabling writes after translation updates in Xen on Arm multi-core systems.

Related
ReporterTitlePublishedViews
Family
FreeBSD
FreeBSD -- Arm CPU errata may bypass page table permission changes
9 Jun 202600:00
freebsd
ATTACKERKB
CVE-2026-53354
1 Jul 202613:32
attackerkb
Amd
ARM® CPU Vulnerability : Bypass of Stage 1 translation, Stage-2 translation, or GPT Protection
9 Jun 202600:00
amd
Circl
CVE-2025-10263
9 Jun 202613:41
circl
CNNVD
ARM CPU 竞争条件问题漏洞
9 Jun 202600:00
cnnvd
CVE
CVE-2025-10263
9 Jun 202609:23
cve
Cvelist
CVE-2025-10263
9 Jun 202609:23
cvelist
Debian CVE
CVE-2025-10263
9 Jun 202609:23
debiancve
Oracle linux
Unbreakable Enterprise kernel security update
7 Jun 202600:00
oraclelinux
Oracle linux
Unbreakable Enterprise kernel security update
7 Jun 202600:00
oraclelinux
Rows per page

Data

Build on a solid foundation with Vulners data

We provide the essential building blocks for cybersecurity solutions with comprehensive, structured, and constantly updated vulnerability and exploits data

Api

Power your application with Vulners API

The Vulners REST API offers reliable, high-performance access to vulnerability intelligence, with 99.9% SLA uptime and CDN-backed data delivery for seamless global access

App

Assess and manage vulnerabilities with Vulners tools

Built on top of Vulners' database and SDK, end-user solutions give security professionals and developers lightweight and powerful tools for vulnerability remediation