Lucene search
+L

1 matches found

Cvelist
Cvelist
added 2025/11/10 12:0 a.m.14 views

CVE-2025-63384

A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation where the SRET Supervisor-mode Exception Return instruction fails to correctly transition the processor's privilege level. Instead of downgrading from Machine-mode M-mode to Supervisor-mode S-mode as specified by...

0.00299EPSS
SaveExploits1References2
Rows per page
Query Builder