Lucene search
+L

4 matches found

RedhatCVE
RedhatCVE
added 2025/11/11 12:50 p.m.9 views

CVE-2025-63384

A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation where the SRET Supervisor-mode Exception Return instruction fails to correctly transition the processor's privilege level. Instead of downgrading from Machine-mode M-mode to Supervisor-mode S-mode as specified by...

6.5CVSS7AI score0.00299EPSS
SaveExploits1References1
Cvelist
Cvelist
added 2025/11/10 12:0 a.m.17 views

CVE-2025-63384

A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation where the SRET Supervisor-mode Exception Return instruction fails to correctly transition the processor's privilege level. Instead of downgrading from Machine-mode M-mode to Supervisor-mode S-mode as specified by...

0.00299EPSS
SaveExploits1References2
Positive Technologies
Positive Technologies
added 2025/11/10 12:0 a.m.16 views

PT-2025-46191

Name of the Vulnerable Software and Affected Versions RISC-V Rocket-Chip versions 1.6 and earlier Description A flaw exists in the handling of the SRET Supervisor-mode Exception Return instruction within the processor. Instead of correctly transitioning from Machine-mode M-mode to Supervisor-mode...

6.4AI score0.00299EPSS
SaveExploits1References5
Vulnrichment
Vulnrichment
added 2025/11/10 12:0 a.m.6 views

CVE-2025-63384

A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation where the SRET Supervisor-mode Exception Return instruction fails to correctly transition the processor's privilege level. Instead of downgrading from Machine-mode M-mode to Supervisor-mode S-mode as specified by...

6.6AI score0.00299EPSS
SaveExploits1References2
Rows per page
Query Builder