Lucene search
+L

4 matches found

NVD
NVD
•added 2025/06/20 6:15 p.m.•17 views

CVE-2025-52484

RISC Zero is a general computing platform based on zk-STARKs and the RISC-V microarchitecture. Due to a missing constraint in the rv32im circuit, any 3-register RISC-V instruction including remu and divu in risc0-zkvm 2.0.0, 2.0.1, and 2.0.2 are vulnerable to an attack by a malicious prover. The...

6.9CVSS0.00271EPSS
SaveExploits0References7
Vulnrichment
Vulnrichment
•added 2025/06/20 5:21 p.m.•17 views

CVE-2025-52484 RISC Zero zkVM Underconstrained Vulnerability

RISC Zero is a general computing platform based on zk-STARKs and the RISC-V microarchitecture. Due to a missing constraint in the rv32im circuit, any 3-register RISC-V instruction including remu and divu in risc0-zkvm 2.0.0, 2.0.1, and 2.0.2 are vulnerable to an attack by a malicious prover. The...

6.9CVSS7.2AI score0.00271EPSS
SaveExploits0References7
CNNVD
CNNVD
•added 2025/06/20 12:00 a.m.•22 views

BlueRiSC WindowsSCOPE Cyber Forensics 数据伪造问题漏洞

BlueRiSC WindowsSCOPE Cyber Forensics is a GUI-based memory forensic capture and analysis toolkit from BlueRiSC. BlueRiSC WindowsSCOPE Cyber Forensics suffers from a Data Forgery Issue vulnerability that stems from a lack of constraints in the rv32im circuit, which could lead to a malicious prove...

6.9CVSS6.5AI score0.00271EPSS
SaveExploits0References8
Rapid7 Vulnerability Database (full)
Rapid7 Vulnerability Database (full)
•added 2025/06/20 12:00 a.m.•5 views

CVE-2025-52484: Insufficient Verification of Data Authenticity

RISC Zero is a general computing platform based on zk-STARKs and the RISC-V microarchitecture. Due to a missing constraint in the rv32im circuit, any 3-register RISC-V instruction including remu and divu in risc0-zkvm 2.0.0, 2.0.1, and 2.0.2 are vulnerable to an attack by a malicious prover. The...

6.9CVSS5.6AI score0.00271EPSS
SaveExploits0References1
Rows per page
Query Builder