Lucene search
+L

5 matches found

OSV
OSV
added 2026/06/26 7:41 p.m.10 views

CVE-2026-53315 drm/amd/ras: Fix NULL deref in ras_core_get_utc_second_timestamp()

In the Linux kernel, the following vulnerability has been resolved: drm/amd/ras: Fix NULL deref in rascoregetutcsecondtimestamp rascoregetutcsecondtimestamp retrieves the current UTC timestamp in seconds since the Unix epoch through a platform-specific RAS system callback and is used for...

5.8AI score
SaveExploits0References5
RedhatCVE
RedhatCVE
added 2024/04/04 12:33 a.m.14 views

CVE-2024-26762

In the Linux kernel, the following vulnerability has been resolved: cxl/pci: Skip to handle RAS errors if CXL.mem device is detached The PCI AER model is an awkward fit for CXL error handling. While the expectation is that a PCI device can escalate to link reset to recover from an AER event, the...

4.4CVSS6.8AI score0.00216EPSS
SaveExploits0References4
NVD
NVD
added 2024/04/03 5:15 p.m.30 views

CVE-2024-26762

In the Linux kernel, the following vulnerability has been resolved: cxl/pci: Skip to handle RAS errors if CXL.mem device is detached The PCI AER model is an awkward fit for CXL error handling. While the expectation is that a PCI device can escalate to link reset to recover from an AER event, the...

7.8CVSS6.4AI score0.00216EPSS
SaveExploits0References2
CVE
CVE
added 2024/04/03 5:0 p.m.83 views

CVE-2024-26762

CVE-2024-26762 (Linux kernel) concerns CXL error handling. The fix addresses a crash: after unbinding the memory device (cxl_mem) following a RAS event, a later AER notification could access unmapped registers. The patch adds a check to verify memdev binding before reaping status register values,...

7.8CVSS6.5AI score0.00216EPSS
SaveExploits0References2Affected Software1
OSV
OSV
added 2024/04/03 5:0 p.m.10 views

CVE-2024-26762 cxl/pci: Skip to handle RAS errors if CXL.mem device is detached

In the Linux kernel, the following vulnerability has been resolved: cxl/pci: Skip to handle RAS errors if CXL.mem device is detached The PCI AER model is an awkward fit for CXL error handling. While the expectation is that a PCI device can escalate to link reset to recover from an AER event, the...

7.8CVSS5.7AI score
SaveExploits0References5
Rows per page
Query Builder