Lucene search
+L

5169 matches found

Cvelist
Cvelist
added 2025/05/14 12:0 a.m.25 views

CVE-2025-26784

An issue was discovered in NAS in Samsung Mobile Processor, Wearable Processor, and Modem Exynos 980, 990, 850, 1080, 2100, 1280, 2200, 1330, 1380, 1480, 2400, W920, W930, W1000, Modem 5123, Modem 5300, Modem 5400. The lack of a length check leads to out-of-bounds writes...

0.0024EPSS
SaveExploits0References2
SUSE CVE
SUSE CVE
added 2025/05/13 11:41 p.m.6 views

SUSE CVE-2025-24495

Incorrect initialization of resource in the branch prediction unit for some IntelR Coretm Ultra Processors may allow an authenticated user to potentially enable information disclosure via local access...

5.6CVSS5.6AI score0.0017EPSS
SaveExploits0References12
NVD
NVD
added 2025/05/13 9:16 p.m.7 views

CVE-2025-24495

Incorrect initialization of resource in the branch prediction unit for some IntelR Core™ Ultra Processors may allow an authenticated user to potentially enable information disclosure via local access...

6.8CVSS0.0017EPSS
SaveExploits0References2
OSV
OSV
added 2025/05/13 9:16 p.m.1 views

DEBIAN-CVE-2025-24495

Incorrect initialization of resource in the branch prediction unit for some IntelR Core™ Ultra Processors may allow an authenticated user to potentially enable information disclosure via local access...

6.8CVSS6.6AI score0.0017EPSS
SaveExploits0References1
NVD
NVD
added 2025/05/13 9:16 p.m.12 views

CVE-2025-20623

Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution for some IntelR Core™ processors 10th Generation may allow an authenticated user to potentially enable information disclosure via local access...

5.7CVSS0.00159EPSS
SaveExploits0References2
OSV
OSV
added 2025/05/13 9:16 p.m.6 views

ALPINE-CVE-2025-20623

Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution for some IntelR Core™ processors 10th Generation may allow an authenticated user to potentially enable information disclosure via local access...

5.7CVSS6AI score0.00159EPSS
SaveExploits0References1
OSV
OSV
added 2025/05/13 9:16 p.m.9 views

CVE-2025-20623

Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution for some IntelR Core™ processors 10th Generation may allow an authenticated user to potentially enable information disclosure via local access...

6AI score
SaveExploits0References1
NVD
NVD
added 2025/05/13 9:16 p.m.5 views

CVE-2025-20103

Insufficient resource pool in the core management mechanism for some IntelR Processors may allow an authenticated user to potentially enable denial of service via local access...

6.5CVSS0.00149EPSS
SaveExploits0References2
OSV
OSV
added 2025/05/13 9:16 p.m.7 views

CVE-2025-20103

Insufficient resource pool in the core management mechanism for some IntelR Processors may allow an authenticated user to potentially enable denial of service via local access...

6.3AI score
SaveExploits0References1
OSV
OSV
added 2025/05/13 9:16 p.m.2 views

DEBIAN-CVE-2025-20103

Insufficient resource pool in the core management mechanism for some IntelR Processors may allow an authenticated user to potentially enable denial of service via local access...

5.7CVSS6.3AI score0.00149EPSS
SaveExploits0References1
OSV
OSV
added 2025/05/13 9:16 p.m.4 views

ALPINE-CVE-2025-20103

Insufficient resource pool in the core management mechanism for some IntelR Processors may allow an authenticated user to potentially enable denial of service via local access...

5.7CVSS6.3AI score0.00149EPSS
SaveExploits0References1
OSV
OSV
added 2025/05/13 9:16 p.m.8 views

CVE-2025-20054

Uncaught exception in the core management mechanism for some IntelR Processors may allow an authenticated user to potentially enable denial of service via local access...

6.4AI score
SaveExploits0References1
NVD
NVD
added 2025/05/13 9:16 p.m.6 views

CVE-2025-20054

Uncaught exception in the core management mechanism for some IntelR Processors may allow an authenticated user to potentially enable denial of service via local access...

6.8CVSS0.00151EPSS
SaveExploits0References2
NVD
NVD
added 2025/05/13 9:16 p.m.8 views

CVE-2025-20047

Improper locking in the IntelR Integrated Connectivity I/O interface CNVi for some IntelR Core™ Ultra Processors may allow an unauthenticated user to potentially enable escalation of privilege via physical access...

5.7CVSS0.00144EPSS
SaveExploits0References1
OSV
OSV
added 2025/05/13 9:16 p.m.1 views

ALPINE-CVE-2025-20054

Uncaught exception in the core management mechanism for some IntelR Processors may allow an authenticated user to potentially enable denial of service via local access...

6.8CVSS6.3AI score0.00151EPSS
SaveExploits0References1
OSV
OSV
added 2025/05/13 9:16 p.m.1 views

DEBIAN-CVE-2025-20054

Uncaught exception in the core management mechanism for some IntelR Processors may allow an authenticated user to potentially enable denial of service via local access...

6.8CVSS6.3AI score0.00151EPSS
SaveExploits0References1
NVD
NVD
added 2025/05/13 9:16 p.m.7 views

CVE-2025-20012

Incorrect behavior order for some IntelR Core™ Ultra Processors may allow an unauthenticated user to potentially enable information disclosure via physical access...

4.9CVSS0.00215EPSS
SaveExploits0References2
OSV
OSV
added 2025/05/13 9:16 p.m.6 views

CVE-2025-20012

Incorrect behavior order for some IntelR Core™ Ultra Processors may allow an unauthenticated user to potentially enable information disclosure via physical access...

6.3AI score
SaveExploits0References1
NVD
NVD
added 2025/05/13 9:16 p.m.7 views

CVE-2024-45332

Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution in the indirect branch predictors for some IntelR Processors may allow an authenticated user to potentially enable information disclosure via local access...

5.7CVSS0.00258EPSS
SaveExploits0References4
OSV
OSV
added 2025/05/13 9:16 p.m.3 views

ALPINE-CVE-2024-45332

Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution in the indirect branch predictors for some IntelR Processors may allow an authenticated user to potentially enable information disclosure via local access...

5.7CVSS6AI score0.00258EPSS
SaveExploits0References1
Rows per page
Query Builder