Lucene search
+L

2 matches found

Cvelist
Cvelist
•added 2026/07/17 12:00 a.m.•56 views

CVE-2025-51677

An issue was discovered in openRISC OR1200 commit 83ac6b. An output mismatch between the RTL and the netlist of the or1200 cpu output port can lead to unexpected behavior...

0.00626EPSS
SaveExploits0References3
Positive Technologies
Positive Technologies
•added 2026/07/17 12:00 a.m.•58 views

PT-2026-60840

Name of the Vulnerable Software and Affected Versions openRISC OR1200 commit 83ac6b Description An output mismatch exists between the Register Transfer Level RTL, which is a high-level description of the electronic circuit, and the netlist, which is a detailed description of the circuit's...

9.1CVSS5.8AI score0.00626EPSS
SaveExploits0References5
Rows per page
Query Builder