Lucene search
+L

7 matches found

NVD
NVD
•added 2026/08/19 2:17 p.m.•21 views

CVE-2026-50719

The Ingenic T41, and probably also T32, T40, and A1 SoC boot ROMs parse and execute an attacker-controlled init table from the SPL header before checking the secure boot state and before invoking signature verification. The init table parser supports full-address 32-bit write operations, allowing...

6.8CVSS0.00147EPSS
SaveExploits0References1
Vulnrichment
Vulnrichment
•added 2026/08/19 12:00 a.m.•9 views

CVE-2026-50719

The Ingenic T41, and probably also T32, T40, and A1 SoC boot ROMs parse and execute an attacker-controlled init table from the SPL header before checking the secure boot state and before invoking signature verification. The init table parser supports full-address 32-bit write operations, allowing...

5.3AI score0.00147EPSS
SaveExploits0References1
Positive Technologies
Positive Technologies
•added 2026/08/19 12:00 a.m.•29 views

PT-2026-78354

The Ingenic T41, and probably also T32, T40, and A1 SoC boot ROMs parse and execute an attacker-controlled init table from the SPL header before checking the secure boot state and before invoking signature verification. The init table parser supports full-address 32-bit write operations, allowing...

5.3AI score0.00147EPSS
SaveExploits0References2
Cvelist
Cvelist
•added 2026/08/19 12:00 a.m.•40 views

CVE-2026-50719

The Ingenic T41, and probably also T32, T40, and A1 SoC boot ROMs parse and execute an attacker-controlled init table from the SPL header before checking the secure boot state and before invoking signature verification. The init table parser supports full-address 32-bit write operations, allowing...

0.00147EPSS
SaveExploits0References1
EUVD
EUVD
•added 2026/08/19 12:00 a.m.•16 views

EUVD-2026-62479

The Ingenic T41, and probably also T32, T40, and A1 SoC boot ROMs parse and execute an attacker-controlled init table from the SPL header before checking the secure boot state and before invoking signature verification. The init table parser supports full-address 32-bit write operations, allowing...

5.3AI score0.00147EPSS
SaveExploits0References1
CVE
CVE
•added 2026/08/19 12:00 a.m.•70 views

CVE-2026-50719

The Ingenic T41 , and likely the T32, T40, and A1 SoCs, are vulnerable in their boot ROMs due to an improper handling of the SPL header init table. The boot ROM parses and executes an attacker-controlled init table before performing secure boot state checks or signature verification. Because the ...

6.8CVSS5.3AI score0.00147EPSS
SaveExploits0References1
SUSE CVE
SUSE CVE
•added 2023/02/15 6:12 a.m.•11 views

SUSE CVE-2007-1352

Integer overflow in the FontFileInitTable function in X.Org libXfont before 20070403 allows remote authenticated users to execute arbitrary code via a long first line in the fonts.dir file, which results in a heap overflow...

3.8CVSS9.6AI score0.01524EPSS
SaveExploits0References5
Rows per page
Query Builder