Lucene search
+L

5 matches found

AstraLinux
AstraLinux
•added 2026/06/24 3:11 p.m.•16 views

Astra Linux – Vulnerability found in Linux 6.1, Linux 6.12

In the Linux kernel, the following vulnerability has been resolved: mmc: sdhci-of-dwcmshc: Prevent illegal clock reduction in HS200/HS400 mode When operating in HS200 or HS400 timing modes, reducing the clock frequency below 52MHz will result in a broken link. The Rockchip DWC MSHC controller...

5.5CVSS6.2AI score0.00133EPSS
SaveExploits0References3
OSV
OSV
•added 2026/02/14 3:16 p.m.•18 views

UBUNTU-CVE-2025-71200

In the Linux kernel, the following vulnerability has been resolved: mmc: sdhci-of-dwcmshc: Prevent illegal clock reduction in HS200/HS400 mode When operating in HS200 or HS400 timing modes, reducing the clock frequency below 52MHz will lead to link broken as the Rockchip DWC MSHC controller...

5.5CVSS6.2AI score0.00133EPSS
SaveExploits0References23
attackerkb
attackerkb
•added 2026/02/14 3:09 p.m.•14 views

CVE-2025-71200

In the Linux kernel, the following vulnerability has been resolved: mmc: sdhci-of-dwcmshc: Prevent illegal clock reduction in HS200/HS400 mode When operating in HS200 or HS400 timing modes, reducing the clock frequency below 52MHz will lead to link broken as the Rockchip DWC MSHC controller...

6.2AI score0.00133EPSS
SaveExploits0References6Affected Software1
Debian CVE
Debian CVE
•added 2026/02/14 3:09 p.m.•21 views

CVE-2025-71200

In the Linux kernel, the following vulnerability has been resolved: mmc: sdhci-of-dwcmshc: Prevent illegal clock reduction in HS200/HS400 mode When operating in HS200 or HS400 timing modes, reducing the clock frequency below 52MHz will lead to link broken as the Rockchip DWC MSHC controller...

5.5CVSS6.2AI score0.00133EPSS
SaveExploits0
Positive Technologies
Positive Technologies
•added 2025/01/01 12:00 a.m.•20 views

PT-2026-8105

Name of the Vulnerable Software and Affected Versions Linux kernel versions prior to 6.19.0-rc1-00001-g09db0998649d Description The Linux kernel contains an issue in the mmc subsystem, specifically within the sdhci-of-dwcmshc driver. When operating in HS200 or HS400 timing modes, reducing the clo...

5.5CVSS6.4AI score0.00133EPSS
SaveExploits0
Rows per page
Query Builder