Lucene search
+L

3 matches found

OSV
OSV
•added 2022/02/01 5:44 p.m.•31 views

GSD-2022-1000069 Hardware glitching attack in Trezor One Hardware Wallet version Unknown

The Trezor Hardware Wallet One based on the ARM Cortex-M3-based STM32 F2 uses the RDP2 security level by default in SDP2 RAM cannot be copied, but the security can be downgraded to RDP1 where the contents of memory can be copied via glitch injection during device power on. Please note although th...

7.1AI score
SaveExploits0References2
CVE
CVE
•added 2019/11/14 8:34 p.m.•114 views

CVE-2019-17391

CVE-2019-17391 affects Espressif ESP32 mask ROM code versions 2016-06-08 0 through 2. The root cause is lack of anti-glitch mitigations in the first-stage bootloader, enabling a physical attacker to inject a power-supply glitch shortly after reset to read read-protected eFuses (including flash en...

4.6CVSS4.5AI score0.00235EPSS
SaveExploits0References1Affected Software1
Rapid7 Vulnerability Database (full)
Rapid7 Vulnerability Database (full)
•added 2019/11/14 12:00 a.m.•1 views

CVE-2019-17391: Improper Handling of Exceptional Conditions

An issue was discovered in the Espressif ESP32 mask ROM code 2016-06-08 0 through 2. Lack of anti-glitch mitigations in the first stage bootloader of the ESP32 chip allows an attacker with physical access to the device to read the contents of read-protected eFuses, such as flash encryption and...

4.6CVSS5.6AI score0.00235EPSS
SaveExploits0References2
Rows per page
Query Builder