29 matches found
Astra Linux - уязвимость в linux-5.10
In the Linux kernel, the following vulnerability has been resolved: fpga: m10bmc-sec: Fixed probe rollback issues. Properly handled probe error rollbacks to avoid leaks...
CVE-2026-40213
OpenStack Cyborg before 16.0.1 uses rule:allow checkstr='@' as the default policy for multiple API endpoints. This unconditionally authorizes any request carrying a valid Keystone token regardless of roles, project membership, or scope. An authenticated user with zero role assignments can complet...
CVE-2022-50623
In the Linux kernel, the following vulnerability has been resolved: fpga: prevent integer overflow in dflfeatureioctlsetirq The "hdr.count sizeofs32" multiplication can overflow on 32 bit systems leading to memory corruption. Use arraysize to fix that...
CVE-2022-50623 fpga: prevent integer overflow in dfl_feature_ioctl_set_irq()
In the Linux kernel, the following vulnerability has been resolved: fpga: prevent integer overflow in dflfeatureioctlsetirq The "hdr.count sizeofs32" multiplication can overflow on 32 bit systems leading to memory corruption. Use arraysize to fix that...
PT-2025-46427
Name of the Vulnerable Software and Affected Versions Intel oneAPI DPC++C++ Compiler FPGA Support Package versions prior to 2025.0.1 Description An uncontrolled search path issue exists in the FPGA Support Package for the Intel oneAPI DPC++C++ Compiler software. This issue, occurring within Ring ...
CVE-2025-54520
Improper Protection Against Voltage and Clock Glitches in FPGA devices, could allow an attacker with physical access to undervolt the platform resulting in a loss of confidentiality...
CVE-2025-54520
Improper Protection Against Voltage and Clock Glitches in FPGA devices, could allow an attacker with physical access to undervolt the platform resulting in a loss of confidentiality...
Undervoltage-based Static Side-channel Attacks (“Chypnosis”) on FPGAs
Summary This document describes a potential attack technique against FPGA devices that leverages side-channel analysis SCA techniques to physically extract register and memory content from the device. In applications following best practices for security, critical data, such as decryption keys, i...
Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V
Integrating cryptographic accelerators into modern CPU architectures presents unique microarchitectural challenges, particularly when extending instruction sets with complex and multistage operations. Hardware-assisted cryptographic instructions, such as Intel's AES-NI and ARM's custom instructio...
fpga: fix potential null pointer deref in fpga_mgr_test_img_load_sgt()
...
Lightweight Fault Detection Architecture for NTT on FPGA
Post-Quantum Cryptographic PQC algorithms are mathematically secure and resistant to quantum attacks but can still leak sensitive information in hardware implementations due to natural faults or intentional fault injections. The intent fault injection in side-channel attacks reduces the reliabili...
SUSE CVE-2025-38274
In the Linux kernel, the following vulnerability has been resolved: fpga: fix potential null pointer deref in fpgamgrtestimgloadsgt fpgamgrtestimgloadsgt allocates memory for sgt using kunitkzalloc however it does not check if the allocation failed. It then passes sgt to sgalloctable, which passe...
DEBIAN-CVE-2025-38274
In the Linux kernel, the following vulnerability has been resolved: fpga: fix potential null pointer deref in fpgamgrtestimgloadsgt fpgamgrtestimgloadsgt allocates memory for sgt using kunitkzalloc however it does not check if the allocation failed. It then passes sgt to sgalloctable, which passe...
ML-Enhanced AES Anomaly Detection for Real-Time Embedded Security
Advanced Encryption Standard AES is a widely adopted cryptographic algorithm, yet its practical implementations remain susceptible to side-channel and fault injection attacks. In this work, we propose a comprehensive framework that enhances AES-128 encryption security through controlled anomaly...
An Efficient Hardware Implementation of Elliptic Curve Point Multiplication over $GF(2^M)$ on FPGA
Elliptic Curve Cryptography ECC is widely accepted for ensuring secure data exchange between resource-limited IoT devices. The National Institute of Standards and Technology NIST recommended implementation, such as B-163, is particularly well-suited for Internet of Things IoT applications. Here,...
Low Latency FPGA Implementation of Twisted Edward Curve Cryptography Hardware Accelerator over Prime Field
The performance of any elliptic curve cryptography hardware accelerator significantly relies on the efficiency of the underlying point multiplication PM architecture. This article presents a hardware implementation of field-programmable gate array FPGA based modular arithmetic, group operation, a...
PT-2025-28994
Name of the Vulnerable Software and Affected Versions: Linux kernel affected versions not specified Description: A potential null pointer dereference issue was identified in the fpga mgr test img load sgt function. The function allocates memory for sgt using kunit kzalloc, but fails to verify if...
A Unified Hardware Accelerator for Fast Fourier Transform and Number Theoretic Transform
The Number Theoretic Transform NTT is an indispensable tool for computing efficient polynomial multiplications in post-quantum lattice-based cryptography. It has strong resemblance with the Fast Fourier Transform FFT, which is the most widely used algorithm in digital signal processing. In this...
PT-2025-6666 · Intel · Fpga Support Package For The Intel Oneapi Dpc++/C++ Compiler
Name of the Vulnerable Software and Affected Versions: FPGA Support Package for the IntelR oneAPI DPC++/C++ Compiler software for Windows versions prior to 2024.2 Description: The issue is related to an uncontrolled search path in the FPGA Support Package for the IntelR oneAPI DPC++/C++ Compiler...
Linux kernel 安全漏洞
Linux kernel is the kernel used by Linux, the open source operating system of the Linux Foundation in the United States. A security vulnerability exists in the Linux kernel that stems from waiting for fifo occupancy to fall below a threshold in an FPGA could result in a soft CPU lockup...