Lucene search
+L

9 matches found

osv-suse
osv-suse
•added 2026/03/06 1:29 p.m.•32 views

SUSE-SU-2026:20682-1 Security update for ucode-intel

This update for ucode-intel fixes the following issues: - Intel CPU Microcode was updated to the 20260210 release bsc1258046: - CVE-2024-24853: Updated fix for incorrect behavior order in transition between executive monitor and SMI transfer monitor STM in some IntelR Processor may allow a...

7.3CVSS6.2AI score0.00232EPSS
SaveExploits0References5
osv-oesa
osv-oesa
•added 2024/09/14 11:07 a.m.•16 views

OESA-2024-2140 microcode_ctl security update

This is a tool to transform and deploy microcode update for x86 CPUs. Security Fixes: Improper isolation in the IntelR CoreTM Ultra Processor stream cache mechanism may allow an authenticated user to potentially enable escalation of privilege via local access.CVE-2023-42667 Improper isolation in...

7.8CVSS6.7AI score0.00285EPSS
SaveExploits0References6
osv-usn
osv-usn
•added 2024/08/20 12:02 a.m.•13 views

USN-6967-1 intel-microcode vulnerabilities

It was discovered that some Intel® Core™ Ultra Processors did not properly isolate the stream cache. A local authenticated user could potentially use this to escalate their privileges. CVE-2023-42667 It was discovered that some Intel® Processors did not properly isolate the stream cache. A local...

7.8CVSS6.5AI score0.00285EPSS
SaveExploits0References6
osv-alpine
osv-alpine
•added 2024/08/14 2:15 p.m.•11 views

ALPINE-CVE-2024-24853

Incorrect behavior order in transition between executive monitor and SMI transfer monitor STM in some IntelR Processor may allow a privileged user to potentially enable escalation of privilege via local access...

7.3CVSS7.1AI score0.00232EPSS
SaveExploits0References1
AlpineLinux
AlpineLinux
•added 2024/08/14 1:45 p.m.•53 views

CVE-2024-24853

Incorrect behavior order in transition between executive monitor and SMI transfer monitor STM in some IntelR Processor may allow a privileged user to potentially enable escalation of privilege via local access...

7.3CVSS7.5AI score0.00232EPSS
SaveExploits0
Vulnrichment
Vulnrichment
•added 2024/08/14 1:45 p.m.•26 views

CVE-2024-24853

Incorrect behavior order in transition between executive monitor and SMI transfer monitor STM in some IntelR Processor may allow a privileged user to potentially enable escalation of privilege via local access...

7.3CVSS7.1AI score0.00232EPSS
SaveExploits0References1
osv-ubuntu
osv-ubuntu
•added 2024/08/14 12:00 a.m.•17 views

UBUNTU-CVE-2024-24853

Incorrect behavior order in transition between executive monitor and SMI transfer monitor STM in some IntelR Processor may allow a privileged user to potentially enable escalation of privilege via local access...

7.3CVSS6.5AI score0.00232EPSS
SaveExploits0References5
Rapid7 Vulnerability Database (full)
Rapid7 Vulnerability Database (full)
•added 2024/08/14 12:00 a.m.•5 views

CVE-2024-24853: Incorrect Behavior Order

Incorrect behavior order in transition between executive monitor and SMI transfer monitor STM in some IntelR Processor may allow a privileged user to potentially enable escalation of privilege via local access...

7.3CVSS7.3AI score0.00232EPSS
SaveExploits0References1
Positive Technologies
Positive Technologies
•added 2024/08/13 12:00 a.m.•16 views

PT-2024-9889

Name of the Vulnerable Software and Affected Versions: Intel Processor affected versions not specified Description: The issue is related to an incorrect behavior order in the transition between the executive monitor and the SMI transfer monitor STM in some Intel processors. This may allow a...

7.5CVSS6.8AI score0.00885EPSS
SaveExploits1References105
Rows per page
Query Builder