Vogls: A Fast Interactive Full-Timing Simulator for Pre-Silicon Power Side-Channel Analysis

Designing hardware circuits resistant to side-channel attacks increasingly relies on simulation to predict device leakage before fabrication. Current functional verification simulators are designed for extended correctness-checking runs and are ill-suited for producing large numbers of short trac...