Lucene search
+L

6 matches found

Tenable Nessus
Tenable Nessus
•added 2026/09/29 12:00 a.m.•60 views

Amazon Linux 2023 : amazon-efs-utils (ALAS2023-2026-3132)

It is, therefore, affected by a vulnerability as referenced in the ALAS2023-2026-3132 advisory. RustCrypto CMOV provides conditional move CPU intrinsics which are guaranteed on major platforms to execute in constant-time and not be rewritten as branches by the compiler. From 0.1.1 until 0.5.4, th...

3.3CVSS6AI score0.00161EPSS
SaveExploits1References4
RedhatCVE
RedhatCVE
•added 2026/08/25 9:55 a.m.•18 views

CVE-2026-50185

A flaw was found in the cmov component of RustCrypto. The aarch64 implementations of Cmov and CmovEq incorrectly assume that high bits are zero-extended when loading values smaller than a register. This can lead to incorrect output when certain high bits are set in a Cmov selector or in the u16 a...

3.3CVSS5.7AI score0.00161EPSS
SaveExploits1References6
osv_ubuntu
osv_ubuntu
•added 2026/07/17 7:17 p.m.•0 views

UBUNTU-CVE-2026-50185

RustCrypto CMOV provides conditional move CPU intrinsics which are guaranteed on major platforms to execute in constant-time and not be rewritten as branches by the compiler. From 0.1.1 until 0.5.4, the aarch64 implementations of Cmov and CmovEq in cmov/src/backends/aarch64.rs assume high bits ar...

3.3CVSS6.2AI score0.00161EPSS
SaveExploits1References3
Vulnrichment
Vulnrichment
•added 2026/07/17 6:35 p.m.•15 views

CVE-2026-50185 RustCrypto Cmov/CmovEq on aarch64 can produce wrong results if high-bits of registers are set

RustCrypto CMOV provides conditional move CPU intrinsics which are guaranteed on major platforms to execute in constant-time and not be rewritten as branches by the compiler. From 0.1.1 until 0.5.4, the aarch64 implementations of Cmov and CmovEq in cmov/src/backends/aarch64.rs assume high bits ar...

2CVSS6.2AI score0.00161EPSS
SaveExploits1References3
osv_ghsa
osv_ghsa
•added 2026/07/02 5:18 p.m.•19 views

GHSA-3RJW-M598-PQ24 Cmov/CmovEq on aarch64 can produce wrong results if high-bits of registers are set

Summary The aarch64 implementations of Cmov and CmovEq seem to assume that the high bits when loading a value of size smaller than a register into a register are zero-extended. However, this is not the case and these bits are unspecified. This can result in a left.cmovz&right, condition not movin...

6.9CVSS6.2AI score0.00161EPSS
SaveExploits1References2
Positive Technologies
Positive Technologies
•added 2026/07/02 12:00 a.m.•29 views

PT-2026-55463

Name of the Vulnerable Software and Affected Versions RustCrypto CMOV versions 0.1.1 through 0.5.3 Description The aarch64 implementations of Cmov and CmovEq in cmov/src/backends/aarch64.rs incorrectly assume that high bits are zero-extended when loading values smaller than a register. Because...

6.9CVSS5.8AI score0.00161EPSS
SaveExploits1References13
Rows per page
Query Builder