Lucene search
+L

7 matches found

CVE
CVE
•added 2026/09/25 10:22 a.m.•5 views

CVE-2026-97587

The Linux kernel contained a vulnerability in the perf subsystem affecting RISC-V architectures. The issue stemmed from the available-counter mask being stored as a single unsigned long , while the iteration process used RISCV_MAX_COUNTERS (64). On RV32 systems, this caused the kernel to read pas...

5.8AI score
SaveExploits0References4
EUVD
EUVD
•added 2026/09/25 10:22 a.m.•2 views

EUVD-2026-86895

In the Linux kernel, the following vulnerability has been resolved: perf: RISC-V: store available counter mask as bitmap The available-counter mask was a single unsigned long, but iteration uses RISCVMAXCOUNTERS, which is 64. On RV32 that reads past the object. Filling with an unsigned-long bit a...

5.8AI score
SaveExploits0References4
CVE
CVE
•added 2026/07/17 12:00 a.m.•23 views

CVE-2025-51678

The RISC-V PicoRV32 processor, specifically commit 87c89a , contains a vulnerability where a mismatch between the PCPI INSN and the memory address can lead to unexpected behavior . PCPI refers to the Processor Control Interface used for handling specific processor control instructions. No informa...

5.3AI score0.00609EPSS
SaveExploits0References3
Positive Technologies
Positive Technologies
•added 2026/07/17 12:00 a.m.•33 views

PT-2026-60870

Name of the Vulnerable Software and Affected Versions RISC-V PicoRV32 version 87c89a Description A mismatch between the PCPI INSN and the memory address can result in unexpected behavior. PCPI Processor Control Interface is a mechanism used to handle specific processor control instructions...

7.5CVSS5.9AI score0.00609EPSS
SaveExploits0References6
attackerkb
attackerkb
•added 2026/07/17 12:00 a.m.•15 views

CVE-2025-51678

An issue was discovered in RISC-V PicoRV32 commit 87c89a. A mismatch in the PCPI INSN and memory address can lead to unexpected behavior...

5.3AI score0.00609EPSS
SaveExploits0References4
OSV
OSV
•added 2024/06/06 12:29 p.m.•9 views

CGA-VJ74-WG5J-RV32

Bulletin has no description...

7.5AI score0.00795EPSS
SaveExploits0
OSV
OSV
•added 2022/09/16 11:52 p.m.•22 views

GSD-2022-1005367 RISC-V: Fix counter restart during overflow for RV32

RISC-V: Fix counter restart during overflow for RV32 This is an automated ID intended to aid in discovery of potential security vulnerabilities. The actual impact and attack plausibility have not yet been proven. This ID is fixed in Linux Kernel version v5.19.2 by commit...

7.5AI score
SaveExploits0
Rows per page
Query Builder