Lucene search
K

5 matches found

NVD
NVD
added 2026/06/24 5:17 p.m.7 views

CVE-2026-53057

In the Linux kernel, the following vulnerability has been resolved: iommu/riscv: Add IOTINVAL after updating DDT/PDT entries Add riscviommuiodiriotinval to perform required TLB and context cache invalidations after updating DDT or PDT entries, as mandated by the RISC-V IOMMU specification Section...

8.8CVSS0.00127EPSS
Exploits0References3
OSV
OSV
added 2026/06/24 4:30 p.m.2 views

CVE-2026-53057 iommu/riscv: Add IOTINVAL after updating DDT/PDT entries

In the Linux kernel, the following vulnerability has been resolved: iommu/riscv: Add IOTINVAL after updating DDT/PDT entries Add riscviommuiodiriotinval to perform required TLB and context cache invalidations after updating DDT or PDT entries, as mandated by the RISC-V IOMMU specification Section...

8.8CVSS5.8AI score0.00127EPSS
Exploits0References6
Positive Technologies
Positive Technologies
added 2026/06/24 12:0 a.m.13 views

PT-2026-51951

Name of the Vulnerable Software and Affected Versions Linux kernel affected versions not specified Description An issue exists in the RISC-V IOMMU implementation where TLB Translation Lookaside Buffer and context cache invalidations were not performed after updating Device Directory Table DDT or...

8.8CVSS6AI score0.00127EPSS
Exploits0References12
RedhatCVE
RedhatCVE
added 2026/05/06 9:57 p.m.11 views

CVE-2026-43214

A flaw was found in the Linux kernel's Kernel-based Virtual Machine KVM for x86 architectures. When reading Page Directory Pointer Table Registers PDPTRs in the getsregs2 function, the system fails to use proper Sleepable Read-Copy Update SRCU protection. This oversight can lead to incorrect memo...

7.8CVSS5.8AI score0.00139EPSS
Exploits0References4
AstraLinux
AstraLinux
added 2025/02/11 7:35 a.m.4 views

Astra Linux – Vulnerability in Linux 6.1

In the Linux kernel, the following vulnerability has been resolved: KVM: nSVM: Ignore nCR34:0 when loading PDPTEs from memory Ignore nCR34:0 when loading PDPTEs from memory for nested SVMs. When PAE paging is used, the bits 4:0 of the CR3 register are ignored, and thus VMRUN does not enforce a...

7.1CVSS6.3AI score0.00243EPSS
Exploits0References3
Rows per page
Query Builder