Lucene search
+L

152 matches found

Tenable Nessus
Tenable Nessus
•added 2026/05/28 12:00 a.m.•24 views

Linux Distros Unpatched Vulnerability : CVE-2026-45945

"The Linux/Unix host has one or more packages installed that are impacted by a vulnerability without a vendor supplied patch available. - iommu/vt-d: Fix race condition during PASID entry replacement The Intel VT-d PASID table entry is 512 bits 64 bytes. When replacing an active PASID entry e.g.,...

8.8CVSS7.6AI score0.00134EPSS
SaveExploits0References3
EUVD
EUVD
•added 2026/05/27 3:33 p.m.•36 views

EUVD-2026-32229

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Fix race condition during PASID entry replacement The Intel VT-d PASID table entry is 512 bits 64 bytes. When replacing an active PASID entry e.g., during domain replacement, the current implementation calculates a ne...

6.6AI score0.00134EPSS
SaveExploits0References3
EUVD
EUVD
•added 2026/05/27 3:33 p.m.•21 views

EUVD-2026-32360

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Clear Present bit before tearing down PASID entry The Intel VT-d Scalable Mode PASID table entry consists of 512 bits 64 bytes. When tearing down an entry, the current implementation zeros the entire 64-byte structure...

6.5AI score0.00115EPSS
SaveExploits0References5
EUVD
EUVD
•added 2026/05/27 3:33 p.m.•25 views

EUVD-2026-32328

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Flush cache for PASID table before using it When writing the address of a freshly allocated zero-initialized PASID table to a PASID directory entry, do that after the CPU cache flush for this PASID table, not before i...

6.5AI score0.0012EPSS
SaveExploits0References9
NVD
NVD
•added 2026/05/27 2:17 p.m.•24 views

CVE-2026-45945

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Fix race condition during PASID entry replacement The Intel VT-d PASID table entry is 512 bits 64 bytes. When replacing an active PASID entry e.g., during domain replacement, the current implementation calculates a ne...

8.8CVSS0.00134EPSS
SaveExploits0References3
osv_azl
osv_azl
•added 2026/05/27 2:17 p.m.•14 views

AZL-88701 CVE-2026-45894 affecting package kernel 6.6.157.1-1

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Clear Present bit before tearing down PASID entry The Intel VT-d Scalable Mode PASID table entry consists of 512 bits 64 bytes. When tearing down an entry, the current implementation zeros the entire 64-byte structure...

7.8CVSS6.5AI score0.00115EPSS
SaveExploits0References1
NVD
NVD
•added 2026/05/27 2:17 p.m.•34 views

CVE-2026-45894

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Clear Present bit before tearing down PASID entry The Intel VT-d Scalable Mode PASID table entry consists of 512 bits 64 bytes. When tearing down an entry, the current implementation zeros the entire 64-byte structure...

7.8CVSS0.00115EPSS
SaveExploits0References5
osv_ubuntu
osv_ubuntu
•added 2026/05/27 2:17 p.m.•24 views

UBUNTU-CVE-2026-45894

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Clear Present bit before tearing down PASID entry The Intel VT-d Scalable Mode PASID table entry consists of 512 bits 64 bytes. When tearing down an entry, the current implementation zeros the entire 64-byte structure...

7.8CVSS6.7AI score0.00115EPSS
SaveExploits0References4
NVD
NVD
•added 2026/05/27 2:16 p.m.•24 views

CVE-2026-45862

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Flush cache for PASID table before using it When writing the address of a freshly allocated zero-initialized PASID table to a PASID directory entry, do that after the CPU cache flush for this PASID table, not before i...

7.8CVSS0.0012EPSS
SaveExploits0References8
osv_ubuntu
osv_ubuntu
•added 2026/05/27 2:16 p.m.•26 views

UBUNTU-CVE-2026-45862

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Flush cache for PASID table before using it When writing the address of a freshly allocated zero-initialized PASID table to a PASID directory entry, do that after the CPU cache flush for this PASID table, not before i...

7.8CVSS6.7AI score0.0012EPSS
SaveExploits0References27
osv_cve
osv_cve
•added 2026/05/27 12:18 p.m.•18 views

CVE-2026-45945 iommu/vt-d: Fix race condition during PASID entry replacement

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Fix race condition during PASID entry replacement The Intel VT-d PASID table entry is 512 bits 64 bytes. When replacing an active PASID entry e.g., during domain replacement, the current implementation calculates a ne...

8.8CVSS5.8AI score
SaveExploits0References6
Vulnrichment
Vulnrichment
•added 2026/05/27 12:18 p.m.•3 views

CVE-2026-45945 iommu/vt-d: Fix race condition during PASID entry replacement

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Fix race condition during PASID entry replacement The Intel VT-d PASID table entry is 512 bits 64 bytes. When replacing an active PASID entry e.g., during domain replacement, the current implementation calculates a ne...

8.8CVSS6.6AI score0.00134EPSS
SaveExploits0References3
Debian CVE
Debian CVE
•added 2026/05/27 12:18 p.m.•41 views

CVE-2026-45945

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Fix race condition during PASID entry replacement The Intel VT-d PASID table entry is 512 bits 64 bytes. When replacing an active PASID entry e.g., during domain replacement, the current implementation calculates a ne...

8.8CVSS6.8AI score0.00134EPSS
SaveExploits0
Cvelist
Cvelist
•added 2026/05/27 12:18 p.m.•85 views

CVE-2026-45945 iommu/vt-d: Fix race condition during PASID entry replacement

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Fix race condition during PASID entry replacement The Intel VT-d PASID table entry is 512 bits 64 bytes. When replacing an active PASID entry e.g., during domain replacement, the current implementation calculates a ne...

8.8CVSS0.00134EPSS
SaveExploits0References3
attackerkb
attackerkb
•added 2026/05/27 12:18 p.m.•12 views

CVE-2026-45945

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Fix race condition during PASID entry replacement The Intel VT-d PASID table entry is 512 bits 64 bytes. When replacing an active PASID entry e.g., during domain replacement, the current implementation calculates a ne...

8.8CVSS6.6AI score0.00134EPSS
SaveExploits0References4Affected Software1
Cvelist
Cvelist
•added 2026/05/27 12:17 p.m.•77 views

CVE-2026-45894 iommu/vt-d: Clear Present bit before tearing down PASID entry

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Clear Present bit before tearing down PASID entry The Intel VT-d Scalable Mode PASID table entry consists of 512 bits 64 bytes. When tearing down an entry, the current implementation zeros the entire 64-byte structure...

7.8CVSS0.00115EPSS
SaveExploits0References5
CVE
CVE
•added 2026/05/27 12:17 p.m.•54 views

CVE-2026-45894

The CVE-2026-45894 issue affects the Linux kernel IOMMU VT-d Scalable Mode PASID handling. When a PASID table entry is torn down, the current code zeros the full 64-byte structure while P=1, risking a torn read if hardware fetches the 64 bytes concurrently. Mitigation directs an ownership handsha...

7.8CVSS6.5AI score0.00115EPSS
SaveExploits0References5Affected Software1
Vulnrichment
Vulnrichment
•added 2026/05/27 12:17 p.m.•2 views

CVE-2026-45894 iommu/vt-d: Clear Present bit before tearing down PASID entry

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Clear Present bit before tearing down PASID entry The Intel VT-d Scalable Mode PASID table entry consists of 512 bits 64 bytes. When tearing down an entry, the current implementation zeros the entire 64-byte structure...

7.8CVSS6.5AI score0.00115EPSS
SaveExploits0References5
osv_cve
osv_cve
•added 2026/05/27 12:17 p.m.•21 views

CVE-2026-45894 iommu/vt-d: Clear Present bit before tearing down PASID entry

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Clear Present bit before tearing down PASID entry The Intel VT-d Scalable Mode PASID table entry consists of 512 bits 64 bytes. When tearing down an entry, the current implementation zeros the entire 64-byte structure...

7.8CVSS6.5AI score
SaveExploits0References8
Vulnrichment
Vulnrichment
•added 2026/05/27 12:15 p.m.•3 views

CVE-2026-45862 iommu/vt-d: Flush cache for PASID table before using it

In the Linux kernel, the following vulnerability has been resolved: iommu/vt-d: Flush cache for PASID table before using it When writing the address of a freshly allocated zero-initialized PASID table to a PASID directory entry, do that after the CPU cache flush for this PASID table, not before i...

7.8CVSS6.5AI score0.0012EPSS
SaveExploits0References8
Rows per page
Query Builder