Lucene search
+L

3 matches found

Vulnrichment
Vulnrichment
•added 2026/08/11 4:56 a.m.•11 views

CVE-2026-11985 Cross-thread FPU register leak on ARM when FPU enabled without register sharing

On the Zephyr ARM port, enabling the hardware FPU CONFIGFPU forces the "Floating point ABI" choice, which defaults to CONFIGFPHARDABI. Both FPHARDABI and FPSOFTABI permit the compiler to emit hardware FP instructions in any function, even code that never uses floating-point types. However, the...

3.6CVSS5.9AI score0.00125EPSS
SaveExploits0References2
Cvelist
Cvelist
•added 2026/08/11 4:56 a.m.•43 views

CVE-2026-11985 Cross-thread FPU register leak on ARM when FPU enabled without register sharing

On the Zephyr ARM port, enabling the hardware FPU CONFIGFPU forces the "Floating point ABI" choice, which defaults to CONFIGFPHARDABI. Both FPHARDABI and FPSOFTABI permit the compiler to emit hardware FP instructions in any function, even code that never uses floating-point types. However, the...

3.6CVSS0.00125EPSS
SaveExploits0References2
OSV
OSV
•added 2026/08/11 4:56 a.m.•28 views

CVE-2026-11985 Cross-thread FPU register leak on ARM when FPU enabled without register sharing

On the Zephyr ARM port, enabling the hardware FPU CONFIGFPU forces the "Floating point ABI" choice, which defaults to CONFIGFPHARDABI. Both FPHARDABI and FPSOFTABI permit the compiler to emit hardware FP instructions in any function, even code that never uses floating-point types. However, the...

3.6CVSS5.5AI score
SaveExploits0References5
Rows per page
Query Builder