CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation

This paper presents CHARGE, an automated framework for generating security properties for unverified RTL modules using CWEs and large language models LLMs. The hallmark is a reasoning process that leverages the hierarchical nature of CWE entries to improve accuracy when identifying...