Low Latency FPGA Implementation of Twisted Edward Curve Cryptography Hardware Accelerator over Prime Field

The performance of any elliptic curve cryptography hardware accelerator significantly relies on the efficiency of the underlying point multiplication PM architecture. This article presents a hardware implementation of field-programmable gate array FPGA based modular arithmetic, group operation, a...