Lucene search

K

Athlon Security Vulnerabilities

cve
cve

CVE-2021-26373

Insufficient bound checks in the System Management Unit (SMU) may result in a system voltage malfunction that could result in denial of resources and/or possibly denial of...

5.5CVSS

5.9AI Score

0.0004EPSS

2022-05-11 05:15 PM
63
6
cve
cve

CVE-2021-26339

A bug in AMD CPU’s core logic may allow for an attacker, using specific code from an unprivileged VM, to trigger a CPU core hang resulting in a potential denial of service. AMD believes the specific code includes a specific x86 instruction sequence that would not be generated by...

5.5CVSS

5.9AI Score

0.0004EPSS

2022-05-11 05:15 PM
115
4
cve
cve

CVE-2021-26378

Insufficient bound checks in the System Management Unit (SMU) may result in access to an invalid address space that could result in denial of...

5.5CVSS

5.8AI Score

0.0004EPSS

2022-05-11 05:15 PM
64
5
cve
cve

CVE-2021-26390

A malicious or compromised UApp or ABL may coerce the bootloader into corrupting arbitrary memory potentially leading to loss of integrity of...

6.2CVSS

6.9AI Score

0.001EPSS

2022-05-10 07:15 PM
77
9
cve
cve

CVE-2021-26352

Insufficient bound checks in System Management Unit (SMU) PCIe Hot Plug table may result in access/updates from/to invalid address space that could result in denial of...

5.5CVSS

6.3AI Score

0.0004EPSS

2022-05-10 07:15 PM
60
13
cve
cve

CVE-2020-12946

Insufficient input validation in ASP firmware for discrete TPM commands could allow a potential loss of integrity and denial of...

7.1CVSS

7.3AI Score

0.0004EPSS

2022-05-10 12:00 AM
45
cve
cve

CVE-2021-26335

Improper input and range checking in the AMD Secure Processor (ASP) boot loader image header may allow an attacker to use attacker-controlled values prior to signature validation potentially resulting in arbitrary code...

7.8CVSS

8AI Score

0.0004EPSS

2022-05-10 12:00 AM
33
cve
cve

CVE-2021-26337

Insufficient DRAM address validation in System Management Unit (SMU) may result in a DMA read from invalid DRAM address to SRAM resulting in SMU not servicing further...

5.5CVSS

6.2AI Score

0.0004EPSS

2022-05-10 12:00 AM
27
2
cve
cve

CVE-2020-12951

Race condition in ASP firmware could allow less privileged x86 code to perform ASP SMM (System Management Mode)...

7CVSS

7.3AI Score

0.0004EPSS

2022-05-10 12:00 AM
27
cve
cve

CVE-2021-26312

Failure to flush the Translation Lookaside Buffer (TLB) of the I/O memory management unit (IOMMU) may lead an IO device to write to memory it should not be able to access, resulting in a potential loss of...

5.5CVSS

5.8AI Score

0.0004EPSS

2022-05-10 12:00 AM
35
cve
cve

CVE-2021-26336

Insufficient bounds checking in System Management Unit (SMU) may cause invalid memory accesses/updates that could result in SMU hang and subsequent failure to service any further requests from other...

5.5CVSS

6.3AI Score

0.0004EPSS

2022-05-10 12:00 AM
31
cve
cve

CVE-2020-12944

Insufficient validation of BIOS image length by ASP Firmware could lead to arbitrary code...

7.8CVSS

8AI Score

0.0004EPSS

2022-05-10 12:00 AM
30
2
cve
cve

CVE-2021-26401

LFENCE/JMP (mitigation V2-2) may not sufficiently mitigate CVE-2017-5715 on some AMD...

5.6CVSS

6.5AI Score

0.975EPSS

2022-03-11 06:15 PM
300
cve
cve

CVE-2021-26341

Some AMD CPUs may transiently execute beyond unconditional direct branches, which may potentially result in data...

6.5CVSS

7.2AI Score

0.0004EPSS

2022-03-11 06:15 PM
175
cve
cve

CVE-2020-12965

When combined with specific software sequences, AMD CPUs may transiently execute non-canonical loads and store using only the lower 48 address bits potentially resulting in data...

7.5CVSS

7.6AI Score

0.002EPSS

2022-02-04 11:15 PM
44
cve
cve

CVE-2021-26318

A timing and power-based side channel attack leveraging the x86 PREFETCH instructions on some AMD CPUs could potentially result in leaked kernel address space...

4.7CVSS

4.6AI Score

0.0004EPSS

2021-10-13 07:15 PM
29
cve
cve

CVE-2017-5925

Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern Intel processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking...

7.5CVSS

7.3AI Score

0.003EPSS

2017-02-27 07:59 AM
28
cve
cve

CVE-2017-5927

Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern ARM processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking...

7.5CVSS

7.3AI Score

0.003EPSS

2017-02-27 07:59 AM
27
cve
cve

CVE-2017-5926

Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern AMD processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking...

7.5CVSS

7.3AI Score

0.003EPSS

2017-02-27 07:59 AM
29
Total number of security vulnerabilities69