Lucene search
+L

CVE-2026-20760: Improper Handling of Overlap Between Protected Memory Ranges

🗓️ 11 Aug 2026 00:00:00Reported by Rapid7Type 
rapid7
 rapid7
🔗 www.rapid7.com

Privileged user can achieve privilege escalation in Intel(R) Processors via microcode overlap.

Related
Refs
ReporterTitlePublishedViews
Family
alpinelinux
AlpineLinux
CVE-2026-20760
11 Aug 202616:25
–alpinelinux
cve
CVE
CVE-2026-20760
11 Aug 202616:25
–cve
cvelist
Cvelist
CVE-2026-20760
11 Aug 202616:25
–cvelist
debiancve
Debian CVE
CVE-2026-20760
11 Aug 202616:25
–debiancve
oraclelinux
Oracle linux
microcode_ctl security update
16 Sep 202600:00
–oraclelinux
euvd
EUVD
EUVD-2026-56489
11 Aug 202616:25
–euvd
hp
Hewlett-Packard
Intel Processor Firmware August 2026 Security Update
20 Aug 202600:00
–hp
intel
Intel
2026.3 IPU, Intel® Processor Firmware Advisory
11 Aug 202600:00
–intel
mageia
Mageia
Updated microcode packages fix security vulnerabilities
4 Sep 202617:53
–mageia
nvd
NVD
CVE-2026-20760
11 Aug 202617:17
–nvd
Rows per page

Data

Build on a solid foundation with Vulners data

We provide the essential building blocks for cybersecurity solutions with comprehensive, structured, and constantly updated vulnerability and exploits data

Api

Power your application with Vulners API

The Vulners REST API offers reliable, high-performance access to vulnerability intelligence, with 99.9% SLA uptime and CDN-backed data delivery for seamless global access

App

Assess and manage vulnerabilities with Vulners tools

Built on top of Vulners' database and SDK, end-user solutions give security professionals and developers lightweight and powerful tools for vulnerability remediation

12 Aug 2026 00:00Current
5.8Medium risk
Vulners AI Score5.8
CVSS 46.8
EPSS0.00103
SSVC
0