Lucene search
+L

Reading privileged memory with a side-channel

🗓️ 03 Jan 2018 00:00:00Reported by GoogleProjectZeroType 
googleprojectzero
 googleprojectzero
🔗 googleprojectzero.blogspot.com👁 52 Views

Privileged memory leakage via CPU data cache timing, affecting Intel, AMD and ARM processors. Exploits disclosed to vendors and documented

Related
ReporterTitlePublishedViews
Family
zdt
Multiple CPUs - Spectre Information Disclosure (PoC) Exploit
4 Jan 201800:00
zdt
Oracle linux
kernel security update
4 Jan 201800:00
oraclelinux
Oracle linux
kernel security update
4 Jan 201800:00
oraclelinux
Oracle linux
microcode_ctl security update
4 Jan 201800:00
oraclelinux
Oracle linux
microcode_ctl security update
4 Jan 201800:00
oraclelinux
Oracle linux
qemu-kvm security update
4 Jan 201800:00
oraclelinux
Oracle linux
qemu-kvm security update
4 Jan 201800:00
oraclelinux
Oracle linux
libvirt security update
5 Jan 201800:00
oraclelinux
Oracle linux
libvirt security update
4 Jan 201800:00
oraclelinux
Oracle linux
microcode_ctl security update
17 Jan 201800:00
oraclelinux
Rows per page

Data

Build on a solid foundation with Vulners data

We provide the essential building blocks for cybersecurity solutions with comprehensive, structured, and constantly updated vulnerability and exploits data

Api

Power your application with Vulners API

The Vulners REST API offers reliable, high-performance access to vulnerability intelligence, with 99.9% SLA uptime and CDN-backed data delivery for seamless global access

App

Assess and manage vulnerabilities with Vulners tools

Built on top of Vulners' database and SDK, end-user solutions give security professionals and developers lightweight and powerful tools for vulnerability remediation

03 Jan 2018 00:00Current
6.2Medium risk
Vulners AI Score6.2
CVSS 24.7
CVSS 3.15.6
CVSS 35.6
EPSS0.92621
SSVC
52